Sciweavers

3340 search results - page 257 / 668
» Teaching networking hardware
Sort
View
CPE
1998
Springer
81views Hardware» more  CPE 1998»
15 years 11 months ago
Experiments with Improved Approximate Mean Value Analysis Algorithms
Abstract. Approximate Mean Value Analysis (MVA) is a popular technique for analyzing queueing networks because of the efficiency and accuracy that it affords. In this paper, we pre...
Hai Wang, Kenneth C. Sevcik
ARC
2007
Springer
120views Hardware» more  ARC 2007»
15 years 10 months ago
Partially Reconfigurable Point-to-Point Interconnects in Virtex-II Pro FPGAs
Abstract. Conventional rigid router-based networks on chip incur certain overheads due to huge occupied logic resources and topology embedding, i.e., the mapping of a logical netwo...
Jae Young Hur, Stephan Wong, Stamatis Vassiliadis
CCR
2006
92views more  CCR 2006»
15 years 6 months ago
Flow labelled IP over ATM: design and rationale
We describe a system in which layer 2 switching is placed directly under the control of layer 3 routing protocols on a hop-by-hop basis. Specifically, ATM switching is controlled ...
Greg Minshall, Robert M. Hinden, Eric Hoffman, Fon...
SIGMETRICS
1998
ACM
15 years 6 months ago
Internet service performance failure detection
The increasing complexity of computer networks and our increasing dependence on them means enforcing reliability requirements is both more challenging and more critical. The expan...
Amy R. Ward, Peter W. Glynn, Kathy J. Richardson
ACSD
2010
IEEE
239views Hardware» more  ACSD 2010»
15 years 4 months ago
A Complete Synthesis Method for Block-Level Relaxation in Self-Timed Datapaths
Self-timed circuits present an attractive solution to the problem of process variation. However, implementing selftimed combinational logic can be complex and expensive. This pape...
W. B. Toms, David A. Edwards