Sciweavers

3340 search results - page 249 / 668
» Teaching networking hardware
Sort
View
CCR
2007
119views more  CCR 2007»
15 years 6 months ago
An edge-to-edge filtering architecture against DoS
Defending against large, distributed Denial-of-Service attacks is challenging, with large changes to the network core or to end-hosts often suggested. To make matters worse, spooï...
Felipe Huici, Mark Handley
DSN
2008
IEEE
16 years 1 months ago
SymPLFIED: Symbolic program-level fault injection and error detection framework
This paper introduces SymPLFIED, a program-level framework which allows specification of arbitrary error detectors and the verification of their efficacy against hardware errors. ...
Karthik Pattabiraman, Nithin Nakka, Zbigniew Kalba...
ISCA
2006
IEEE
154views Hardware» more  ISCA 2006»
16 years 20 days ago
An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors
This paper presents a high-availability system architecture called INDRA — an INtegrated framework for Dependable and Revivable Architecture that enhances a multicore processor ...
Weidong Shi, Hsien-Hsin S. Lee, Laura Falk, Mrinmo...
GI
2003
Springer
15 years 12 months ago
Byzantine Failures and Security: Arbitrary is not (always) Random
: The Byzantine failure model allows arbitrary behavior of a certain fraction of network nodes in a distributed system. It was introduced to model and analyze the effects of very s...
Felix C. Gärtner
DATE
2010
IEEE
130views Hardware» more  DATE 2010»
15 years 10 months ago
Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller
Abstract—Supporting Distributed Shared Memory (DSM) is essential for multi-core Network-on-Chips for the sake of reusing huge amount of legacy code and easy programmability. We p...
Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming C...