Sciweavers

3340 search results - page 216 / 668
» Teaching networking hardware
Sort
View
ICCD
2006
IEEE
137views Hardware» more  ICCD 2006»
16 years 3 months ago
Implementation and Evaluation of On-Chip Network Architectures
— Driven by the need for higher bandwidth and complexity reduction, off-chip interconnect has evolved from proprietary busses to networked architectures. A similar evolution is o...
Paul Gratz, Changkyu Kim, Robert G. McDonald, Step...
ICCAD
2003
IEEE
132views Hardware» more  ICCAD 2003»
16 years 3 months ago
A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines
We have created a stochastic impulse-response (IR) momentextraction algorithm for RC circuit networks. It employs a newly discovered Feynman Sum-over-Paths Postulate. Full paralle...
Yannick L. Le Coz, Dhivya Krishna, Dusan M. Petran...
DATE
2009
IEEE
128views Hardware» more  DATE 2009»
16 years 1 months ago
A case study in distributed deployment of embedded software for camera networks
—We present an embedded software application for the real-time estimation of building occupancy using a network of video cameras. We analyze a series of alternative decomposition...
Francesco Leonardi, Alessandro Pinto, Luca P. Carl...
ASPDAC
2009
ACM
100views Hardware» more  ASPDAC 2009»
16 years 1 months ago
Noise minimization during power-up stage for a multi-domain power network
– With the popularity of Multiple Power Domain (MPD) design, the multi-domain power network noise analysis and minimization is becoming important. This paper describes an efficie...
Wanping Zhang, Yi Zhu, Wenjian Yu, Amirali Shayan ...
LCN
2008
IEEE
16 years 1 months ago
DiCAP: Distributed Packet Capturing architecture for high-speed network links
— IP traffic measurements form the basis of several network management tasks, such as accounting, planning, intrusion detection, and charging. High-speed network links challenge ...
Cristian Morariu, Burkhard Stiller