This paper describes the integration of the High Level Architecture (HLA), an IEEE standard for distributed interactive simulation, with a scientific software package (Scilab) and...
This paper presents the Block Processing Engine (BPE), an Application Specific Instruction-Set Processor (ASIP) explicitly designed for the implementation of multistandard wireles...
Daniele Lo Iacono, J. Zory, Ettore Messina, N. Pia...
In this paper we examine the capabilities of Switched Ethernet for building wireless mesh networks (WMNs) and more specific for the support of fast moving users. We will motivate...
Filip De Greve, Wim Vandenberghe, Filip De Turck, ...
This paper describes an experience with a Software Process Improvement (SPI) approach particularly adapted to small structures with low software maturity level (e.g. small and med...
Most of the logic synthesis algorithms are not scalable for large networks and, for this reason, partitioning is often applied. However traditional mincut-based partitioning techn...