Sciweavers

2513 search results - page 189 / 503
» Tamper-Tolerant Software: Modeling and Implementation
Sort
View
ATS
1998
IEEE
114views Hardware» more  ATS 1998»
15 years 10 months ago
Design and Simulation of a RISC-Based 32-bit Embedded On-Board Computer
This paper presents the design and simulation method for developing a RISC-based 32-bit embedded on-board computer. Instead of the conventional breadboarded prototype, (1) we used...
Zhen Guo, He Li, Shuling Guo, Dongsheng Wang
CSMR
2004
IEEE
15 years 10 months ago
Refactoring Web sites to the Controller-Centric Architecture
A Web site is a hyperlinked network environment, which consists of hundreds of inter-connected pages, usually without an engineered architecture. This is often a large, complex We...
Yu Ping, Kostas Kontogiannis
FATES
2004
Springer
15 years 10 months ago
Test Generation Based on Symbolic Specifications
Abstract. Classical state-oriented testing approaches are based on simple machine models such as Labelled Transition Systems (LTSs), in which data is represented by concrete values...
Lars Frantzen, Jan Tretmans, Tim A. C. Willemse
ACSC
2001
IEEE
15 years 10 months ago
TRAM: A Tool for Requirements and Architecture Management
Management of system requirements and system architectures is part of any software engineering project. But it is usually very tedious and error prone. In particular, managing the...
Jun Han
FOSSACS
2000
Springer
15 years 10 months ago
On Recognizable Stable Trace Languages
We relate several models of concurrency introduced in the literature in order to extend classical Mazurkiewicz traces. These are mainly Droste's concurrent automata and Arnold...
Jean-François Husson, Rémi Morin