Sciweavers

414 search results - page 26 / 83
» Systems Architectures for Transactional Network Interface
Sort
View
ISSS
2002
IEEE
126views Hardware» more  ISSS 2002»
15 years 10 months ago
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
In this paper, we present a new methodology for application specific multiprocessor system-on-chip design. This approach facilitates the integration of existing components with th...
Ahmed Amine Jerraya, Damien Lyonnard, Samy Meftali...
HPCA
2009
IEEE
16 years 6 months ago
In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects
Realizing scalable cache coherence in the many-core era comes with a whole new set of constraints and opportunities. It is widely believed that multi-hop, unordered on-chip networ...
Niket Agarwal, Li-Shiuan Peh, Niraj K. Jha
IPPS
2000
IEEE
15 years 10 months ago
Support for Recoverable Memory in the Distributed Virtual Communication Machine
The Distributed Virtual Communication Machine (DVCM) is a software communication architecture for clusters of workstations equipped with programmable network interfaces (NIs) for ...
Marcel-Catalin Rosu, Karsten Schwan
NIME
2004
Springer
162views Music» more  NIME 2004»
15 years 11 months ago
The Architecture of Auracle: a Real-Time, Distributed, Collaborative Instrument
Auracle is a “group instrument,” controlled by the voice, for real-time, interactive, distributed music making over the Internet. It is implemented in the JavaTM programming l...
Chandrasekhar Ramakrishnan, Jason Freeman, Kristja...
DAC
1997
ACM
15 years 10 months ago
InfoPad - An Experiment in System Level Design and Integration
The InfoPad project was started at UC Berkeley in 1992 to investigate the issues involved in providing multimedia information access using a portable, wireless terminal. It quickl...
Robert W. Brodersen