Sciweavers

5744 search results - page 910 / 1149
» System level design, a VHDL based approach
Sort
View
GLVLSI
2007
IEEE
162views VLSI» more  GLVLSI 2007»
15 years 10 months ago
Utilizing custom registers in application-specific instruction set processors for register spills elimination
Application-specific instruction set processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processo...
Hai Lin, Yunsi Fei
HICSS
2007
IEEE
100views Biometrics» more  HICSS 2007»
16 years 1 months ago
Performance Analysis of a Middleware Demultiplexing Pattern
A key enabler of the recently adopted, assemblycentric development approach for distributed real-time software systems is QoS-enabled middleware, which provides reusable building ...
U. Praphamontripong, Swapna S. Gokhale, Aniruddha ...
CASES
2006
ACM
16 years 20 days ago
Mitigating soft error failures for multimedia applications by selective data protection
With advances in process technology, soft errors (SE) are becoming an increasingly critical design concern. Due to their large area and high density, caches are worst hit by soft ...
Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, N...
VLSID
2009
IEEE
144views VLSI» more  VLSID 2009»
16 years 7 months ago
Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications
The current paradigm of using Cu interconnects for on-chip global communication is rapidly becoming a serious performance bottleneck in ultra-deep submicron (UDSM) technologies. C...
Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi

Publication
448views
17 years 5 months ago
Congestion Control using Multilevel Explicit Congestion Notification
Congestion remains one of the main obstacles to the Quality of Service (QoS) on the Internet. We think that a good solution to Internet congestion should optimally combine congesti...
Arjan Durresi, Leonard Barolli, Raj Jain, Makoto T...