5744 search results - page 542 / 1149 » System level design, a VHDL based approach |
226
click to vote
CODES
2006
IEEE
15 years 11 months ago
2006
IEEE
To meet the conflicting goals of high-performance low-cost embedded systems, critical application loop nests are commonly executed on specialized hardware accelerators. These loop...
216
click to vote
ICC
2007
IEEE
16 years 1 months ago
2007
IEEE
— In interference-limited wireless cellular systems, interference avoidance and interference averaging are widely adopted to combat co-channel interference. In different types of...
232
click to vote
VLSISP
2008
15 years 7 months ago
2008
This paper presents the design of an embedded automated digital video surveillance system with real-time performance. Hardware accelerators for video segmentation, morphological op...
214
click to vote
CHES
2009
Springer
16 years 8 months ago
2009
Springer
Differential Power Analysis (DPA) is a powerful side channel key recovery attack that efficiently breaks block ciphers implementations. In software, two main techniques are usually...
221
click to vote
ATVA
2007
Springer
16 years 1 months ago
2007
Springer
Fault tree analysis is a traditional and well-established technique for analyzing system design and robustness. Its purpose is to identify sets of basic events, called cut sets, wh...