Sciweavers

5744 search results - page 124 / 1149
» System level design, a VHDL based approach
Sort
View
ISSS
2000
IEEE
91views Hardware» more  ISSS 2000»
15 years 10 months ago
Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
Tony Givargis, Frank Vahid, Jörg Henkel
ICCSA
2009
Springer
16 years 1 months ago
Designing Data Warehouses for Geographic OLAP Querying by Using MDA
Data aggregation in Geographic Information Systems (GIS) is a desirable feature, spatial data are integrated in OLAP engines for this purpose. However, the development and operatio...
Octavio Glorio, Juan Trujillo
ICRE
1996
IEEE
15 years 10 months ago
A facilitator method for upstream design activities with diverse stakeholders
This paper presents a method that can be used for the elicitation and speci cation of requirements and high-level design. It supports stakeholder-based modeling, rapid feasibility...
Regina M. Gonzales, Alexander L. Wolf
TEDU
2008
126views Education» more  TEDU 2008»
15 years 6 months ago
Designing an Educational Game: Case Study of 'Europe 2045'
This paper presents a theoretical framework, which has been adopted in designing an on-line multi-player strategy game Europe 2045. Europe 2045 is an educational tool for high scho...
Vít Sisler, Cyril Brom
HPCA
2000
IEEE
15 years 10 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...