Sciweavers

5744 search results - page 1008 / 1149
» System level design, a VHDL based approach
Sort
View
CVPR
2009
IEEE
16 years 3 months ago
Visual loop closing using multi-resolution SIFT grids in metric-topological SLAM
We present an image-based Simultaneous Localization and Mapping (SLAM) framework with online, appearanceonly loop closing. We adopt a layered approach with metric maps over small ...
Vivek Pradeep, Gérard G. Medioni, James Wei...
MSR
2011
ACM
14 years 9 months ago
A simpler model of software readability
Software readability is a property that influences how easily a given piece of code can be read and understood. Since readability can affect maintainability, quality, etc., prog...
Daryl Posnett, Abram Hindle, Premkumar T. Devanbu
ICFP
2009
ACM
16 years 7 months ago
Effective interactive proofs for higher-order imperative programs
We present a new approach for constructing and verifying higherorder, imperative programs using the Coq proof assistant. We build on the past work on the Ynot system, which is bas...
Adam J. Chlipala, J. Gregory Malecha, Greg Morrise...
CAV
2009
Springer
206views Hardware» more  CAV 2009»
16 years 7 months ago
D-Finder: A Tool for Compositional Deadlock Detection and Verification
D-Finder tool implements a compositional method for the verification of component-based systems described in BIP language encompassing multi-party interaction. For deadlock detecti...
Saddek Bensalem, Marius Bozga, Thanh-Hung Nguyen, ...
CASES
2008
ACM
15 years 8 months ago
Cache-aware cross-profiling for java processors
Performance evaluation of embedded software is essential in an early development phase so as to ensure that the software will run on the embedded device's limited computing r...
Walter Binder, Alex Villazón, Martin Schoeb...
« Prev « First page 1008 / 1149 Last » Next »