Sciweavers

12333 search results - page 648 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
MOVEP
2000
167views Hardware» more  MOVEP 2000»
15 years 10 months ago
Model Checking: A Tutorial Overview
We survey principles of model checking techniques for the automatic analysis of reactive systems. The use of model checking is exemplified by an analysis of the Needham-Schroeder p...
Stephan Merz
CODES
2008
IEEE
16 years 1 months ago
Highly-cited ideas in system codesign and synthesis
We conducted a study of citations of papers published between 1996 and 2006 in the CODES and ISSS conferences, representing the hardware/software codesign and system synthesis com...
Frank Vahid, Tony Givargis
DATE
2008
IEEE
165views Hardware» more  DATE 2008»
16 years 1 months ago
Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems
Modern embedded CPU systems rely on a growing number of software features, but this growth increases the memory footprint and increases the need for efficient instruction and data...
Ken W. Batcher, Robert A. Walker
LCPC
2001
Springer
15 years 11 months ago
Bridging the Gap between Compilation and Synthesis in the DEFACTO System
Abstract. The DEFACTO project - a Design Environment For Adaptive Computing TechnOlogy - is a system that maps computations, expressed in high-level languages such as C, directly o...
Pedro C. Diniz, Mary W. Hall, Joonseok Park, Byoun...
DATE
2007
IEEE
71views Hardware» more  DATE 2007»
16 years 1 months ago
Task scheduling for reliable cache architectures of multiprocessor systems
This paper presents a task scheduling method for reliable cache architectures (RCAs) of multiprocessor systems. The RCAs dynamically switch their operation modes for reducing the ...
Makoto Sugihara, Tohru Ishihara, Kazuaki Murakami