Sciweavers

12333 search results - page 601 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ADAEUROPE
2008
Springer
15 years 9 months ago
On the Timed Automata-Based Verification of Ravenscar Systems
The Ravenscar profile for Ada enforces several restrictions on the usage of general-purpose tasking constructs, thereby facilitating most analysis tasks and in particular functiona...
Iulian Ober, Nicolas Halbwachs
MSS
2005
IEEE
84views Hardware» more  MSS 2005»
16 years 22 days ago
Storage-Based Intrusion Detection for Storage Area Networks (SANs)
Storage systems are the next frontier for providing protection against intrusion. Since storage systems see changes to persistent data, several types of intrusions can be detected...
Mohammad Banikazemi, Dan E. Poff, Bülent Abal...
FDL
2007
IEEE
16 years 1 months ago
An Integrated SystemC Debugging Environment
Since its first release the system level language SystemC had a significant impact on various areas in VLSI-CAD. One remarkable benefit of SystemC lies in the of abstraction le...
Frank Rogin, Christian Genz, Rolf Drechsler, Steff...
CODES
2004
IEEE
15 years 11 months ago
Optimizing the memory bandwidth with loop fusion
The memory bandwidth largely determines the performance and energy cost of embedded systems. At the compiler level, several techniques improve the memory bandwidth at the scope of...
Paul Marchal, José Ignacio Gómez, Fr...
CODES
2003
IEEE
16 years 13 days ago
Early estimation of the size of VHDL projects
The analysis of the amount of human resources required to complete a project is felt as a critical issue in any company of the electronics industry. In particular, early estimatin...
William Fornaciari, Fabio Salice, Daniele Paolo Sc...