Sciweavers

12333 search results - page 533 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DDECS
2007
IEEE
139views Hardware» more  DDECS 2007»
16 years 1 months ago
Debug Patterns for Efficient High-level SystemC Debugging
This paper proposes debug patterns combined with an intuitive flow to accelerate and simplify the debugging of SystemC designs. A debug pattern provides a formalized procedure to f...
Frank Rogin, Erhard Fehlauer, Christian Haufe, Seb...
180
Voted
ASPDAC
1995
ACM
116views Hardware» more  ASPDAC 1995»
15 years 10 months ago
A datapath synthesis system for the reconfigurable datapath architecture
Abstract — A datapath synthesis system (DPSS) for the reconfigurable datapath architecture (rDPA) is presented. The DPSS allows automatic mapping of high level descriptions onto...
Reiner W. Hartenstein, Rainer Kress
CBSE
2004
Springer
16 years 13 days ago
Introducing a Component Technology for Safety Critical Embedded Real-Time Systems
Safety critical embedded real-time systems represent a class of systems that has attracted relatively little attention in research addressing component based software engineering. ...
Kristian Sandström, Johan Fredriksson, Mikael...
ICASSP
2008
IEEE
16 years 1 months ago
Implementing communications systems on an SDR SoC
Software Defined Radios (SDRs) offer a programmable and dynamically reconfigurable method of reusing hardware to implement the physical layer processing of multiple communications...
John Glossner, Daniel Iancu, Mayan Moudgill, Sanja...
SSIRI
2010
15 years 5 months ago
Modelling and Implementing Complex Systems with Timebands
—We describe how to use a timeband architecture to model real-time requirements. The architecture separates requirements that use different time units, producing a family of mode...
Jim Woodcock, Marcel Oliveira, Alan Burns, Kun Wei