Sciweavers

12333 search results - page 437 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
HIPEAC
2005
Springer
16 years 11 days ago
Arc3D: A 3D Obfuscation Architecture
In DRM domain, the adversary has complete control of the computing node - supervisory privileges along with full physical as well as architectural object observational capabilities...
Mahadevan Gomathisankaran, Akhilesh Tyagi
ISCA
2008
IEEE
143views Hardware» more  ISCA 2008»
15 years 6 months ago
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory
Current hardware transactional memory systems seek to simplify parallel programming, but assume that large transactions are rare, so it is acceptable to penalize their performance...
Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael...
HPCA
2007
IEEE
16 years 7 months ago
LogTM-SE: Decoupling Hardware Transactional Memory from Caches
This paper proposes a hardware transactional memory (HTM) system called LogTM Signature Edition (LogTM-SE). LogTM-SE uses signatures to summarize a transaction's readand writ...
Luke Yen, Jayaram Bobba, Michael R. Marty, Kevin E...
SOSP
2001
ACM
16 years 3 months ago
Building Efficient Wireless Sensor Networks with Low-Level Naming
In most distributed systems, naming of nodes for low-level communication leveragestopologicallocation(such as node addresses) and is independentof any application. In this paper, ...
John S. Heidemann, Fabio Silva, Chalermek Intanago...
177
Voted
KBSE
2010
IEEE
15 years 5 months ago
Variability modeling in the real: a perspective from the operating systems domain
Variability models represent the common and variable features of products in a product line. Several variability modeling languages have been proposed in academia and industry; ho...
Thorsten Berger, Steven She, Rafael Lotufo, Andrze...