Sciweavers

12333 search results - page 417 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DAC
2005
ACM
16 years 7 months ago
Word level predicate abstraction and refinement for verifying RTL verilog
el Predicate Abstraction and Refinement for Verifying RTL Verilog Himanshu Jain CMU SCS, Pittsburgh, PA 15213 Daniel Kroening ETH Z?urich, Switzerland Natasha Sharygina CMU SCS an...
Himanshu Jain, Daniel Kroening, Natasha Sharygina,...
DATE
2005
IEEE
125views Hardware» more  DATE 2005»
16 years 13 days ago
Hardware Engines for Bus Encryption: A Survey of Existing Techniques
The widening spectrum of applications and services provided by portable and embedded devices bring a new dimension of concerns in security. Most of those embedded systems (pay-TV,...
Reouven Elbaz, Lionel Torres, Gilles Sassatelli, P...
HPCA
2012
IEEE
14 years 2 months ago
Pacman: Tolerating asymmetric data races with unintrusive hardware
Data races are a major contributor to parallel software unreliability. A type of race that is both common and typically harmful is the Asymmetric data race. It occurs when at leas...
Shanxiang Qi, Norimasa Otsuki, Lois Orosa Nogueira...
ISCA
2007
IEEE
149views Hardware» more  ISCA 2007»
16 years 1 months ago
An effective hybrid transactional memory system with strong isolation guarantees
We propose signature-accelerated transactional memory (SigTM), a hybrid TM system that reduces the overhead of software transactions. SigTM uses hardware signatures to track the r...
Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Au...
AUIC
2005
IEEE
16 years 13 days ago
Outdoor Augmented Reality Gaming on Five Dollars a Day
The latest hardware available for creating playable augmented reality games is too expensive to be used in consumer-level products at the current time. Low-end hardware exists tha...
Ben Avery, Bruce H. Thomas, Joe Velikovsky, Wayne ...