12333 search results - page 404 / 2467 » System Level Modelling for Hardware Software Systems |
150
click to vote
ASPDAC
1995
ACM
15 years 10 months ago
1995
ACM
Most existing high-level synthesis(HLS) systems attempt to generate a circuit from a behavioral description \out of the void", using the entire design space as the search dom...
149
click to vote
MSE
2005
IEEE
16 years 11 days ago
2005
IEEE
In this paper we present an FPGA-based daughtercard designed for TI’s C6000 family of DSP Starter Kits (DSKs). The hardware, initially designed for a course project, provides a ...
273
click to vote
SIGOPS
2011
15 years 1 months ago
2011
Heterogeneous processors that mix big high performance cores with small low power cores promise excellent single– threaded performance coupled with high multi–threaded through...
155
click to vote
FASE
2001
Springer
15 years 11 months ago
2001
Springer
We define a formal execution semantics for UML activity diagrams that is appropriate for workflow modelling. Our semantics is aimed at the requirements level by assuming that sof...
169
Voted
EMSOFT
2005
Springer
16 years 9 days ago
2005
Springer
The recent release of UML 2.0 has corrected a lot of design diffi