12333 search results - page 398 / 2467 » System Level Modelling for Hardware Software Systems |
184
click to vote
ISQED
2006
IEEE
16 years 24 days ago
2006
IEEE
Abstract— With the increasing in silicon densities, SoC designs are the stream in modern electronics systems. Accordingly, the verification for SoC designs is crucial. One of th...
181
click to vote
ICPADS
2005
IEEE
16 years 11 days ago
2005
IEEE
: We propose software reliability assessment methods for concurrent distributed system development by using the Analytic Hierarchy Process. Also, we make a comparison between the i...
181
click to vote
ECRTS
2003
IEEE
16 years 2 days ago
2003
IEEE
The memory model used in the Real-Time Specification for Java (RTSJ) imposes strict assignment rules to or from memory areas preventing the creation of dangling pointers, and thus...
166
click to vote
DATE
2005
IEEE
16 years 12 days ago
2005
IEEE
In this paper, we investigate the impact of Tox and Vth on power performance trade-offs for on-chip caches. We start by examining the optimization of the various components of a s...
187
click to vote
IJSEKE
2006
15 years 6 months ago
2006
tion and alteration of software models at different levels of abstraction. These modifications are usually performed independently, but the objects to which they are applied to, ar...