Sciweavers

12333 search results - page 376 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ICCAD
2003
IEEE
152views Hardware» more  ICCAD 2003»
16 years 3 months ago
Binding, Allocation and Floorplanning in Low Power High-Level Synthesis
This work is a contribution to high level synthesis for low power systems. While device feature size decreases, interconnect power becomes a dominating factor. Thus it is importan...
Ansgar Stammermann, Domenik Helms, Milan Schulte, ...
ARC
2011
Springer
198views Hardware» more  ARC 2011»
14 years 10 months ago
NetStage/DPR: A Self-adaptable FPGA Platform for Application-Level Network Security
Increasing transmission speeds in high-performance networks pose significant challenges to protecting the systems and networking infrastructure. Reconfigurable devices have alrea...
Sascha Mühlbach, Andreas Koch
AGENTS
2000
Springer
15 years 11 months ago
Towards a fault-tolerant multi-agent system architecture
Multi-agent systems are prone to failures typical of any distributed system. Agents and resources may become unavailable due to machine crashes, communication breakdowns, process ...
Sanjeev Kumar, Philip R. Cohen
CIDR
2011
234views Algorithms» more  CIDR 2011»
14 years 10 months ago
SWissBox: An Architecture for Data Processing Appliances
Database appliances offer fully integrated hardware, storage, operating system, database, and related software in a single package. Database appliances have a relatively long hist...
Gustavo Alonso, Donald Kossmann, Timothy Roscoe
CGO
2010
IEEE
16 years 1 months ago
Automated just-in-time compiler tuning
Managed runtime systems, such as a Java virtual machine (JVM), are complex pieces of software with many interacting components. The Just-In-Time (JIT) compiler is at the core of t...
Kenneth Hoste, Andy Georges, Lieven Eeckhout