Sciweavers

12333 search results - page 362 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
200
Voted
ISCA
2006
IEEE
131views Hardware» more  ISCA 2006»
16 years 23 days ago
Reducing Startup Time in Co-Designed Virtual Machines
A Co-Designed Virtual Machine allows designers to implement a processor via a combination of hardware and software. Dynamic binary translation converts code written for a conventi...
Shiliang Hu, James E. Smith
ICFEM
2007
Springer
16 years 27 days ago
Machine-Assisted Proof Support for Validation Beyond Simulink
Simulink is popular in industry for modeling and simulating embedded systems. It is deficient to handle requirements of high-level assurance and timing analysis. Previously, we sh...
Chunqing Chen, Jin Song Dong, Jun Sun 0001
ICSM
2000
IEEE
15 years 11 months ago
A Deployment System for Pervasive Computing
Software has for a long time been used for controlling different systems. Today, there is a trend towards integrating software into consumer electronics, home appliances, cars etc...
Jesper Andersson
KBSE
2005
IEEE
16 years 9 days ago
Determining the cost-quality trade-off for automated software traceability
Major software development standards mandate the establishment of trace links among software artifacts such as requirements, architectural elements, or source code without explici...
Alexander Egyed, Stefan Biffl, Matthias Heindl, Pa...
CCGRID
2005
IEEE
16 years 11 days ago
A batch scheduler with high level components
In this article we present the design choices and the evaluation of a batch scheduler for large clusters, named OAR. This batch scheduler is based upon an original design that emp...
Nicolas Capit, Georges Da Costa, Yiannis Georgiou,...