Sciweavers

12333 search results - page 349 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ICES
2005
Springer
138views Hardware» more  ICES 2005»
16 years 7 days ago
A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device
Abstract. There have been introduced a number of systems with evolvable hardware on a single chip. To overcome the lack of flexibility in these systems, we propose a single-chip e...
Kyrre Glette, Jim Torresen
JSS
2006
99views more  JSS 2006»
15 years 6 months ago
Software architecture-based regression testing
When architecting dependable systems, in addition to improving system dependability by means of construction (fault-tolerant and redundant mechanisms, for instance), it is also im...
Henry Muccini, Marcio S. Dias, Debra J. Richardson
IPPS
2006
IEEE
16 years 22 days ago
A high level SoC power estimation based on IP modeling
Current electronic system design requires to be concerned with power consumption consideration. However, in a lot of design tools, the application power consumption budget is esti...
David Elléouet, Nathalie Julien, Dominique ...
ICVS
2003
Springer
15 years 12 months ago
Navigating through Logic-Based Scene Models for High-Level Scene Interpretations
This paper explores high-level scene interpretation with logic-based conceptual models. The main interest is in aggregates which describe interesting co-occurrences of physical obj...
Bernd Neumann, Thomas Weiss
AINA
2007
IEEE
15 years 10 months ago
Considering Runtime Restrictions in Self-Healing Distributed Systems
Hardware failures in autonomous and distributed software systems create the need for self-healing activities. This work addresses the problem of redeploying software components af...
Christoph Danne, Viktor Dück, Benjamin Kl&oum...