Sciweavers

12333 search results - page 321 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ICCD
2001
IEEE
112views Hardware» more  ICCD 2001»
16 years 3 months ago
Run-Time Execution of Reconfigurable Hardware in a Java Environment
We present tools that support the runtime execution of applications that mix software running on networks of workstations and reconfigurable hardware. We use JHDL to describe the ...
Laurie A. Smith King, Heather Quinn, Miriam Leeser...
ISLPED
1997
ACM
124views Hardware» more  ISLPED 1997»
15 years 11 months ago
Low power high level synthesis by increasing data correlation
With the increasing performance and density of VLSI circuits as well as the popularity of portable devices such as personal digital assistance, power consumption has emerged as an...
Dongwan Shin, Kiyoung Choi
DSD
2010
IEEE
162views Hardware» more  DSD 2010»
15 years 5 months ago
A Parallel for Loop Memory Template for a High Level Synthesis Compiler
—We propose a parametrized memory template for applications with parallel for loops. The template’s parameters reflect important trade-offs made during system design. The temp...
Craig Moore, Wim Meeus, Harald Devos, Dirk Strooba...
WETICE
1998
IEEE
15 years 11 months ago
Software Agents: Process Models and User Profiles in Distributed Software Development
The development of software products has become a highly cooperative and distributed activity involving working groups at geographically distinct places. These groups show an incr...
Norbert Glaser, Jean-Claude Derniame
DATE
2010
IEEE
147views Hardware» more  DATE 2010»
15 years 9 months ago
Detecting/preventing information leakage on the memory bus due to malicious hardware
An increasing concern amongst designers and integrators of military and defense-related systems is the underlying security of the individual microprocessor components that make up ...
Abhishek Das, Gokhan Memik, Joseph Zambreno, Alok ...