Sciweavers

12333 search results - page 275 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
CODES
2004
IEEE
15 years 10 months ago
A novel deadlock avoidance algorithm and its hardware implementation
This paper proposes a novel Deadlock Avoidance Algorithm (DAA) and its hardware implementation, the Deadlock Avoidance Unit (DAU), as an Intellectual Property (IP) core that provi...
Jaehwan Lee, Vincent John Mooney III
ISORC
2009
IEEE
16 years 1 months ago
Thread-Local Scope Caching for Real-time Java
There is increasing convergence between the fields of parallel and embedded computing. The demand for more functionality in embedded devices means that complex multicore architec...
Andy J. Wellings, Martin Schoeberl
ISCAS
2005
IEEE
117views Hardware» more  ISCAS 2005»
16 years 6 days ago
A VLSI model of the bat dorsal nucleus of the lateral lemniscus for azimuthal echolocation
— The dorsal nucleus of the lateral lemniscus (DNLL) is a distinct group of auditory cells that play a strategic role in azimuthal echolocation in the bat. Dominated by EI-type c...
Rock Z. Shi, Timothy K. Horiuchi
DATE
2009
IEEE
148views Hardware» more  DATE 2009»
16 years 1 months ago
Visual quality analysis for dynamic backlight scaling in LCD systems
—With the trend toward high-quality large form factor displays on high-end handhelds, LCD backlight accounts for a significant and increasing percentage of the total energy budg...
Andrea Bartolini, Martino Ruggiero, Luca Benini
ICCAD
2006
IEEE
169views Hardware» more  ICCAD 2006»
16 years 3 months ago
Microarchitecture parameter selection to optimize system performance under process variation
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...
Xiaoyao Liang, David Brooks