Sciweavers

12333 search results - page 266 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
CODES
2008
IEEE
15 years 6 months ago
Methodology for multi-granularity embedded processor power model generation for an ESL design flow
With power becoming a major constraint for multi-processor embedded systems, it is becoming important for designers to characterize and model processor power dissipation. It is cr...
Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi,...
185
Voted
AHS
2007
IEEE
202views Hardware» more  AHS 2007»
15 years 6 months ago
PERPLEXUS: Pervasive Computing Framework for Modeling Complex Virtually-Unbounded Systems
This paper introduces Perplexus, a European project that aims to develop a scalable hardware platform made of custom reconfigurable devices endowed with bio-inspired capabilities...
Eduardo Sanchez, Andrés Pérez-Uribe,...
OZCHI
2005
ACM
16 years 5 days ago
Making sense of student use of nonverbal cues for intelligent tutoring systems
Many software systems would significantly improve performance if they could interpret the nonverbal cues in their user’s interactions as humans normally do. Currently, Intellige...
Farhad Dadgostar, Hokyoung Ryu, Abdolhossein Sarra...
IPPS
1997
IEEE
15 years 10 months ago
A Reliable Hardware Barrier Synchronization Scheme
Barrier synchronization is a crucial operation for parallel systems. Many schemes have been proposed in the literature to achieve fast barrier synchronization through software, ha...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
CAINE
2004
15 years 8 months ago
An Architecture for a Hardware Implementation of the OSPF Protocol
The problem of finding a shortest path is common to many different fields including transportation systems, mechanical systems and computer communications. Most telecommunication ...
Mohamed Abou-Gabal, Raymond Peterkin, Dan Ionescu