Sciweavers

12333 search results - page 265 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
APSEC
2006
IEEE
16 years 20 days ago
Security-Oriented Service Composition and Evolution
This paper introduces a framework for security-oriented software service composition and evolution. Key building blocks of the framework are a semantic model for specifying the se...
Jun Han, Khaled M. Khan
CASES
2001
ACM
15 years 10 months ago
A system-on-a-chip lock cache with task preemption support
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
Bilge Saglam Akgul, Jaehwan Lee, Vincent John Moon...
ICSE
2008
IEEE-ACM
16 years 7 months ago
A verification system for timed interval calculus
Timed Interval Calculus (TIC) is a highly expressive set-based notation for specifying and reasoning about embedded real-time systems. However, it lacks mechanical proving support...
Chunqing Chen, Jin Song Dong, Jun Sun 0001
SIGADA
2004
Springer
15 years 12 months ago
Enforcing security and safety models with an information flow analysis tool
Existing security models require that information of a given security level be prevented from “leaking” into lower-security information. High-security applications must be dem...
Roderick Chapman, Adrian Hilton
ECBS
2000
IEEE
115views Hardware» more  ECBS 2000»
15 years 11 months ago
Discrete Event System Specification (DEVS) and StateMate StateCharts Equivalence for Embedded Systems Modeling
Recently, modeling has received a lot of attention in the design of embedded computing systems. StateCharts is one of the modeling specifications which has been successfully imple...
Stephan Schulz II, T. C. Ewing, Jerzy W. Rozenblit