Sciweavers

12333 search results - page 2299 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
CODES
2006
IEEE
16 years 14 days ago
A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control
When designing a System-on-Chip (SoC) using a Networkon-Chip (NoC), silicon area and power consumption are two key elements to optimize. A dominant part of the NoC area and power ...
Martijn Coenen, Srinivasan Murali, Andrei Radulesc...
ISLPED
2005
ACM
86views Hardware» more  ISLPED 2005»
15 years 12 months ago
An evaluation of code and data optimizations in the context of disk power reduction
Disk power management is becoming increasingly important in high-end server and cluster type of environments that execute dataintensive applications. While hardware-only approache...
Mahmut T. Kandemir, Seung Woo Son, Guangyu Chen
CGO
2004
IEEE
15 years 10 months ago
A Compiler Scheme for Reusing Intermediate Computation Results
Recent research has shown that programs often exhibit value locality. Such locality occurs when a code segment, although executed repeatedly in the program, takes only a small num...
Yonghua Ding, Zhiyuan Li
UIST
2010
ACM
15 years 4 months ago
Multitoe: high-precision interaction with back-projected floors based on high-resolution multi-touch input
Tabletop applications cannot display more than a few dozen on-screen objects. The reason is their limited size: tables cannot become larger than arm's length without giving u...
Thomas Augsten, Konstantin Kaefer, René Meu...
BMCBI
2011
14 years 10 months ago
Faster Smith-Waterman database searches with inter-sequence SIMD parallelisation
Background: The Smith-Waterman algorithm for local sequence alignment is more sensitive than heuristic methods for database searching, but also more time-consuming. The fastest ap...
Torbjørn Rognes
« Prev « First page 2299 / 2467 Last » Next »