12333 search results - page 1981 / 2467 » System Level Modelling for Hardware Software Systems |
175
click to vote
ASPDAC
2009
ACM
16 years 1 months ago
2009
ACM
— Thermal balancing and reducing hot-spots are two important challenges facing the MPSoC designers. In this work, we model the thermal behavior of a MPSoC as a control theory pro...
175
click to vote
DATE
2008
IEEE
16 years 1 months ago
2008
IEEE
This work evaluates task allocation strategies based on bin-packing algorithms in the context of multiprocessor systems-on-chip (MPSoCs) with task migration capabilities, running ...
179
click to vote
APCCAS
2006
IEEE
16 years 28 days ago
2006
IEEE
— In recent years, several approaches have been proposed aiming the optimal joint design of finite impulse response (FIR) multiple-input multiple-output (MIMO) transmitter and r...
165
click to vote
DATE
2006
IEEE
16 years 28 days ago
2006
IEEE
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
186
click to vote
WORDS
2002
IEEE
15 years 11 months ago
2002
IEEE
The Worst-Case Execution-Time Analysis (WCET Analysis) of program code that is to be executed on modern processors is a highly complex task. First, it involves path analysis, to i...