Sciweavers

4887 search results - page 304 / 978
» System Level Design Using C
Sort
View
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 10 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald
SOSP
2005
ACM
16 years 3 months ago
Connections: using context to enhance file search
Connections is a file system search tool that combines traditional content-based search with context information gathered from user activity. By tracing file system calls, Conne...
Craig A. N. Soules, Gregory R. Ganger
220
Voted
CASES
2007
ACM
15 years 10 months ago
INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations
Prior work on modeling interconnects has focused on optimizing the wire and repeater design for trading off energy and delay, and is largely based on low level circuit parameters....
Rahul Nagpal, Arvind Madan, Bharadwaj Amrutur, Y. ...
ASPLOS
1992
ACM
15 years 10 months ago
Application-Controlled Physical Memory using External Page-Cache Management
Next generation computer systems will have gigabytes of physical memory and processors in the 200 MIPS range or higher. While this trend suggests that memory management for most p...
Kieran Harty, David R. Cheriton
FPGA
2004
ACM
140views FPGA» more  FPGA 2004»
15 years 10 months ago
Using reconfigurability to achieve real-time profiling for hardware/software codesign
Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces...
Lesley Shannon, Paul Chow