Sciweavers

10159 search results - page 1684 / 2032
» System Design Validation Using Formal Models
Sort
View
180
Voted
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
16 years 1 days ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
185
Voted
CSCW
2004
ACM
16 years 6 days ago
Augmenting the social space of an academic conference
Academic conferences provide a social space for people to present their work, learn about others’ work, and interact informally with one another. However, opportunities for inte...
Joseph F. McCarthy, David W. McDonald, Suzanne Sor...
ASAP
2008
IEEE
167views Hardware» more  ASAP 2008»
16 years 1 months ago
Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms
Process technology has reduced in size such that it is possible to implement complete applicationspecific architectures as Systems-on-Chip (SoCs) using both Application-Specific I...
David Dickin, Lesley Shannon
ISPD
2006
ACM
126views Hardware» more  ISPD 2006»
16 years 22 days ago
Noise driven in-package decoupling capacitor optimization for power integrity
The existing decoupling capacitance optimization approaches meet constraints on input impedance for package. In this paper, we show that using impedance as constraints leads to la...
Jun Chen, Lei He
PERVASIVE
2006
Springer
15 years 6 months ago
iCAP: Interactive Prototyping of Context-Aware Applications
Although numerous context-aware applications have been developed and there have been technological advances for acquiring contextual information, it is still difficult to develop a...
Anind K. Dey, Timothy Sohn, Sara Streng, Justin Ko...
« Prev « First page 1684 / 2032 Last » Next »