Sciweavers

1321 search results - page 146 / 265
» Subtyping in Logical Form
Sort
View
ISCAS
2002
IEEE
94views Hardware» more  ISCAS 2002»
15 years 11 months ago
A robust self-resetting CMOS 32-bit parallel adder
This paper presents new circuit configurationsfor a more robust and efficient form of self-resettingCMOS (SRCMOS). Prior structures for SRCMOS have very high performance but are...
Gunok Jung, V. A. Sundarajan, Gerald E. Sobelman
ISCAS
1999
IEEE
72views Hardware» more  ISCAS 1999»
15 years 10 months ago
Shape-based sequential machine analysis
In this paper, the problem of determining if a given sequential specification can be made to fit a predetermined set of shape constraints is explored. Shape constraints are constr...
A. Crews, F. Brewer
EURODAC
1994
IEEE
123views VHDL» more  EURODAC 1994»
15 years 10 months ago
Testing redundant asynchronous circuits by variable phase splitting
An approach for stuck-at-i and delay-fault testing of redundant circuits without modifying the logic is proposed. The only requirement is the ability to control both phases of eac...
Luciano Lavagno, Antonio Lioy, Michael Kishinevsky
CALCO
2007
Springer
129views Mathematics» more  CALCO 2007»
15 years 10 months ago
CIRC : A Circular Coinductive Prover
Abstract. CIRC is an automated circular coinductive prover implemented as an extension of Maude. The circular coinductive technique that forms the core of CIRC is discussed, togeth...
Dorel Lucanu, Grigore Rosu
AHS
2006
IEEE
127views Hardware» more  AHS 2006»
15 years 10 months ago
Using Hardware-Based Particle Swarm Method for Dynamic Optimization of Adaptive Array Antennas
The following article describes and discusses the suitability of the particle swarm optimization (PSO) for the employment with blind adaptation of the directional characteristic o...
Gabriella Kókai, Tonia Christ, Hans Holm Fr...