Sciweavers

1059 search results - page 74 / 212
» Standard Logics Are Valuation-Nonmonotonic
Sort
View
ASAP
2005
IEEE
142views Hardware» more  ASAP 2005»
15 years 11 months ago
Decimal Floating-Point Square Root Using Newton-Raphson Iteration
With continued reductions in feature size, additional functionality may be added to future microprocessors to boost the performance of important application domains. Due to growth...
Liang-Kai Wang, Michael J. Schulte
PODS
2007
ACM
109views Database» more  PODS 2007»
16 years 6 months ago
What is "next" in event processing?
Event processing systems have wide applications ranging from managing events from RFID readers to monitoring RSS feeds. Consequently, there exists much work on them in the literat...
Walker M. White, Mirek Riedewald, Johannes Gehrke,...
FCCM
2005
IEEE
139views VLSI» more  FCCM 2005»
15 years 11 months ago
A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation
Just-in-time (JIT) compilation has been used in many applications to enable standard software binaries to execute on different underlying processor architectures. We previously in...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
EMSOFT
2011
Springer
14 years 6 months ago
Software certification: coding, code, and coders
We describe a certification approach for software development that has been adopted at our organization. JPL develops robotic spacecraft for the exploration of the solar system. T...
Klaus Havelund, Gerard J. Holzmann
ICLP
1998
Springer
15 years 10 months ago
Efficient Implementation of a Linear Logic Programming Language
A number of logic programming languages based on Linear Logic [3] have been proposed. However, the implementation techniques proposed for these languages have relied heavily on th...
Joshua S. Hodas, K. M. Watkins, Naoyuki Tamura, Ky...