Sciweavers

1942 search results - page 275 / 389
» Speeding Up XTR
Sort
View
ICPP
2003
IEEE
15 years 11 months ago
Enabling Partial Cache Line Prefetching Through Data Compression
Hardware prefetching is a simple and effective technique for hiding cache miss latency and thus improving the overall performance. However, it comes with addition of prefetch buff...
Youtao Zhang, Rajiv Gupta
INFOCOM
2003
IEEE
15 years 11 months ago
Turning Heterogeneity into an Advantage in Overlay Routing
Abstract— Distributed hash table (DHT)-based overlay networks, represented by Pastry, CAN, and Chord, offer an administration-free and fault-tolerant application-level overlay ne...
Zhichen Xu, Mallik Mahalingam, Magnus Karlsson
PDP
2003
IEEE
15 years 11 months ago
A Parallel Evolutionary Algorithm for Circuit Partitioning
As general-purpose parallel computers are increasingly being used to speed up different VLSI applications, the development of parallel algorithms for circuit testing, logic minimi...
Raul Baños, Consolación Gil, Maria D...
PG
2003
IEEE
15 years 11 months ago
Hierarchical Least Squares Conformal Map
A texture atlas is an efficient way to represent information (like colors, normals, displacement maps ...) on triangulated surfaces. The LSCM method (Least Squares Conformal Maps...
Nicolas Ray, Bruno Lévy
PG
2003
IEEE
15 years 11 months ago
Depth-Peeling for Texture-Based Volume Rendering
We present the concept of volumetric depth-peeling. The proposed method is conceived to render interior and exterior iso-surfaces for a fixed iso-value and to blend them without ...
Zoltán Nagy, Reinhard Klein