1942 search results - page 246 / 389 » Speeding Up XTR |
153
click to vote
IPPS
2008
IEEE
16 years 27 days ago
2008
IEEE
Abstract—Many studies have shown that load imbalancing causes significant performance degradation in High Performance Computing (HPC) applications. Nowadays, Multi-Threaded (MT1...
155
click to vote
IPPS
2008
IEEE
16 years 27 days ago
2008
IEEE
In the near future, wireless sensor networks (WSN) performing sensing and communication tasks will be widely deployed as technology rapidly advances. Communication is one of the e...
164
click to vote
ISCAS
2008
IEEE
16 years 26 days ago
2008
IEEE
—In this paper, a novel VLSI iterative divider architecture for fast quotient generation that is based on radix-2 non-restoring division is proposed. To speed up the quotient gen...
181
click to vote
KBSE
2008
IEEE
16 years 26 days ago
2008
IEEE
Reportedly, supercomputer designer Seymour Cray once said that he would sooner use two strong oxen to plow a field than a thousand chickens. Although this is undoubtedly wise when...
162
click to vote
MICRO
2008
IEEE
16 years 26 days ago
2008
IEEE
The advent of multicores presents a promising opportunity for speeding up sequential programs via profile-based speculative parallelization of these programs. In this paper we pr...