Sciweavers

1942 search results - page 206 / 389
» Speeding Up XTR
Sort
View
IPPS
2007
IEEE
16 years 25 days ago
Towards Optimal Multi-level Tiling for Stencil Computations
Stencil computations form the performance-critical core of many applications. Tiling and parallelization are two important optimizations to speed up stencil computations. Many til...
Lakshminarayanan Renganarayanan, Manjukumar Harthi...
DEXA
2007
Springer
150views Database» more  DEXA 2007»
16 years 21 days ago
Sequence Alignment as a Database Technology Challenge
Abstract. Sequence alignment is an important task for molecular biologists. Because alignment basically deals with approximate string matching on large biological sequence collecti...
Hans Philippi
ISSAC
2007
Springer
132views Mathematics» more  ISSAC 2007»
16 years 21 days ago
Adaptive loops with kaapi on multicore and grid: applications in symmetric cryptography
The parallelization of two applications in symmetric cryptography is considered: block ciphering and a new method based on random sampling for the selection of basic substitution ...
Vincent Danjean, Roland Gillard, Serge Guelton, Je...
CLUSTER
2006
IEEE
16 years 18 days ago
Initial Performance Evaluation of the NetEffect 10 Gigabit iWARP Adapter
Interconnect speeds currently surpass the abilities of today’s processors to satisfy their demands. The throughput rate provided by the network simply generates too much protoco...
Dennis Dalessandro, Pete Wyckoff, Gary Montry
DATE
2006
IEEE
104views Hardware» more  DATE 2006»
16 years 18 days ago
Pre-synthesis optimization of multiplications to improve circuit performance
Conventional high-level synthesis uses the worst case delay to relate all inputs to all outputs of an operation. This is a very conservative approximation of reality, especially i...
Rafael Ruiz-Sautua, María C. Molina, Jos&ea...