Sciweavers

1942 search results - page 122 / 389
» Speeding Up XTR
Sort
View
DATE
2004
IEEE
134views Hardware» more  DATE 2004»
15 years 10 months ago
Arithmetic Reasoning in DPLL-Based SAT Solving
We propose a new arithmetic reasoning calculus to speed up a SAT solver based on the Davis Putnam Longman Loveland (DPLL) procedure. It is based on an arithmetic bit level descrip...
Markus Wedler, Dominik Stoffel, Wolfgang Kunz
ECOOP
2006
Springer
15 years 10 months ago
An Aspect-Oriented Adaptation Framework for Dynamic Component Evolution
This paper briefly describes the design of a dynamic adaptation management framework exploiting the concepts provided by Aspect-Oriented Software Development (AOSD) -in particular ...
Javier Cámara, Carlos Canal, Javier Cubo, J...
FPGA
2006
ACM
100views FPGA» more  FPGA 2006»
15 years 10 months ago
A generic lookup cache architecture for network processing applications
Abstract-- In this paper, we introduce a novel architecture for constructing caches for lookup operations that are used in a variety of network processing applications. The disting...
Janardhan Singaraju, John A. Chandy
ESOP
2000
Springer
15 years 10 months ago
Improving the Representation of Infinite Trees to Deal with Sets of Trees
In order to deal efficiently with infinite regular trees (or other pointed graph structures), we give new algorithms to store such structures. The trees are stored in such a way th...
Laurent Mauborgne
EUROCRYPT
2000
Springer
15 years 10 months ago
Analysis and Optimization of the TWINKLE Factoring Device
We describe an enhanced version of the TWINKLE factoring device and analyse to what extent it can be expected to speed up the sieving step of the Quadratic Sieve and Number Field S...
Arjen K. Lenstra, Adi Shamir