Sciweavers

1074 search results - page 151 / 215
» Space of Mechanisms
Sort
View
MICRO
2003
IEEE
95views Hardware» more  MICRO 2003»
15 years 11 months ago
Processor Acceleration Through Automated Instruction Set Customization
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance and power demands of embedded appl...
Nathan Clark, Hongtao Zhong, Scott A. Mahlke
MICRO
2003
IEEE
106views Hardware» more  MICRO 2003»
15 years 11 months ago
Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction
This paper proposes and evaluates single-ISA heterogeneous multi-core architectures as a mechanism to reduce processor power dissipation. Our design incorporates heterogeneous cor...
Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, P...
SRDS
2003
IEEE
15 years 11 months ago
Transparent Runtime Randomization for Security
A large class of security attacks exploit software implementation vulnerabilities such as unchecked buffers. This paper proposes Transparent Runtime Randomization (TRR), a general...
Jun Xu, Zbigniew Kalbarczyk, Ravishankar K. Iyer
ER
2003
Springer
144views Database» more  ER 2003»
15 years 11 months ago
A Framework for Business Rule Driven Web Service Composition
With web services emerging as a promising technology for supporting open and dynamic business processes, it is witnessed that standards for business process specification in the c...
Bart Orriëns, Jian Yang, Mike P. Papazoglou
ICRA
2002
IEEE
167views Robotics» more  ICRA 2002»
15 years 11 months ago
Coordinated Teams of Reactive Mobile Platforms
This paper presents techniques for exploiting redundancy in teams of mobile robots. In particular, we address tasks involving the kinematic coordination of several communicating r...
John Sweeney, T. J. Brunette, Yunlei Yang, Roderic...