Sciweavers

9264 search results - page 1349 / 1853
» Space Between Languages
Sort
View
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
16 years 4 months ago
Counter-Based Cache Replacement Algorithms
Recent studies have shown that in highly associative caches, the performance gap between the Least Recently Used (LRU) and the theoretical optimal replacement algorithms is large,...
Mazen Kharbutli, Yan Solihin
SC
2009
ACM
16 years 1 months ago
Autotuning multigrid with PetaBricks
Algorithmic choice is essential in any problem domain to realizing optimal computational performance. Multigrid is a prime example: not only is it possible to make choices at the ...
Cy P. Chan, Jason Ansel, Yee Lok Wong, Saman P. Am...
DATE
2009
IEEE
137views Hardware» more  DATE 2009»
16 years 1 months ago
Adaptive prefetching for shared cache based chip multiprocessors
Abstract—Chip multiprocessors (CMPs) present a unique scenario for software data prefetching with subtle tradeoffs between memory bandwidth and performance. In a shared L2 based ...
Mahmut T. Kandemir, Yuanrui Zhang, Ozcan Ozturk
GLOBECOM
2009
IEEE
16 years 1 months ago
Iteratively Detected Three-Stage Multi-Dimensional Sphere Packing Modulation Aided Multi-Functional MIMO
Abstract— This paper presents a novel multi-functional MultipleInput Multiple-Output (MIMO) scheme that combines the benefits of the Vertical Bell Labs Layered Space-Time (V-BLA...
Mohammed El-Hajjar, Osamah Alamri, Lajos Hanzo
IRI
2009
IEEE
16 years 1 months ago
Using 4KB Page Size for Virtual Memory is Obsolete
A 4KB page size has been used for Virtual Memory since the sixties. In fact, today, the most common page size is still 4KB. Choosing a page size is finding the middle ground betwe...
Pinchas Weisberg, Yair Wiseman
« Prev « First page 1349 / 1853 Last » Next »