Sciweavers

3227 search results - page 100 / 646
» Software engineering and performance: a road-map
Sort
View
CODES
1998
IEEE
15 years 10 months ago
Software timing analysis using HW/SW cosimulation and instruction set simulator
Timing analysis for checking satisfaction of constraints is a crucial problem in real-time system design. In some current approaches, the delay of software modules is precalculate...
Jie Liu, Marcello Lajolo, Alberto L. Sangiovanni-V...
CGO
2005
IEEE
16 years 14 hour ago
SWIFT: Software Implemented Fault Tolerance
To improve performance and reduce power, processor designers employ advances that shrink feature sizes, lower voltage levels, reduce noise margins, and increase clock rates. Howev...
George A. Reis, Jonathan Chang, Neil Vachharajani,...
CISIS
2009
IEEE
16 years 1 months ago
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints
—Regular multi-core processors are appearing in the embedded system market as high performance software programmable solutions. The use of regular interconnect fabrics for them a...
Francisco Gilabert Villamón, Daniele Ludovi...
ASWEC
2008
IEEE
15 years 8 months ago
Refactoring Effect Estimation Based on Complexity Metrics
Refactoring is a set of operations to improve maintainability or understandability or other attributes of a software system without changing the external behavior of it, and it is...
Yoshiki Higo, Yoshihiro Matsumoto, Shinji Kusumoto...
SIGSOFT
2003
ACM
16 years 7 months ago
Context-sensitive slicing of concurrent programs
Program slicing is a technique to identify statements that may influence the computations at other statements. Precise slicing has been shown to be undecidable for concurrent prog...
Jens Krinke