Sciweavers

744 search results - page 112 / 149
» Software Transactional Memory on Relaxed Memory Models
Sort
View
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
15 years 4 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...
QEST
2008
IEEE
16 years 9 days ago
Characterization of the E-commerce Storage Subsystem Workload
This paper characterizes the workload seen at the storage subsystem of an e-commerce system. Measurements are conducted on multi-tiered systems running three different benchmarks,...
Xi Zhang, Alma Riska, Erik Riedel
SIGMOD
2012
ACM
253views Database» more  SIGMOD 2012»
13 years 8 months ago
Skew-aware automatic database partitioning in shared-nothing, parallel OLTP systems
The advent of affordable, shared-nothing computing systems portends a new class of parallel database management systems (DBMS) for on-line transaction processing (OLTP) applicatio...
Andrew Pavlo, Carlo Curino, Stanley B. Zdonik
IPPS
2007
IEEE
16 years 6 days ago
Invited Paper: A Compile-time Cost Model for OpenMP
OpenMP has gained wide popularity as an API for parallel programming on shared memory and distributed shared memory platforms. It is also a promising candidate to exploit the emer...
Chunhua Liao, Barbara M. Chapman
161
Voted
EMSOFT
2009
Springer
15 years 10 months ago
Serving embedded content via web applications: model, design and experimentation
Embedded systems such as smart cards or sensors are now widespread, but are often closed systems, only accessed via dedicated terminals. A new trend consists in embedding Web serv...
Simon Duquennoy, Gilles Grimaud, Jean-Jacques Vand...