Sciweavers

8627 search results - page 1584 / 1726
» Software Engineering Using RATionale
Sort
View
CODES
2007
IEEE
16 years 24 days ago
Predator: a predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
Benny Akesson, Kees Goossens, Markus Ringhofer
OOPSLA
2007
Springer
16 years 18 days ago
Probabilistic calling context
Calling context enhances program understanding and dynamic analyses by providing a rich representation of program location. Compared to imperative programs, objectoriented program...
Michael D. Bond, Kathryn S. McKinley
CODES
2005
IEEE
16 years 2 days ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
ATAL
2005
Springer
16 years 10 hour ago
Experiences with the design and implementation of an agent-based autonomous UAV controller
This paper reports experiences and outcomes of designing and developing an agent–based, autonomous mission control system for an unmanned aerial vehicle (UAV). Most UAVs are not...
Samin Karim, Clinton Heinze
LCTRTS
2004
Springer
15 years 11 months ago
Finding effective compilation sequences
Most modern compilers operate by applying a fixed, program-independent sequence of optimizations to all programs. Compiler writers choose a single “compilation sequence”, or ...
L. Almagor, Keith D. Cooper, Alexander Grosul, Tim...
« Prev « First page 1584 / 1726 Last » Next »