71 search results - page 4 / 15 » Snug set-associative caches: reducing leakage power while im... |
179
click to vote
ISLPED
2005
ACM
15 years 11 months ago
2005
ACM
Leakage power reduction in cache memories continues to be a critical area of research because of the promise of a significant pay-off. Various techniques have been developed so fa...
168
click to vote
MICRO
1997
IEEE
15 years 10 months ago
1997
IEEE
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occu...
190
click to vote
IPCCC
2006
IEEE
16 years 2 days ago
2006
IEEE
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...
148
click to vote
MICRO
2008
IEEE
16 years 13 days ago
2008
IEEE
It is well recognized that LRU cache-line replacement can be ineffective for applications with large working sets or non-localized memory access patterns. Specifically, in lastle...
162
click to vote
CODES
2008
IEEE
16 years 16 days ago
2008
IEEE
Adaptive Body Biasing (ABB) is a popularly used technique to mitigate the increasing impact of manufacturing process variations on leakage power dissipation. The efficacy of the ...