Sciweavers

11739 search results - page 1879 / 2348
» Slideshow: functional presentations
Sort
View
ISCA
1989
IEEE
109views Hardware» more  ISCA 1989»
15 years 11 months ago
Improving Performance of Small On-Chip Instruction Caches
Most current single-chip processors employ an on-chip instruction cache to improve performance. A miss in this insk-uction cache will cause an external memory reference which must...
Matthew K. Farrens, Andrew R. Pleszkun
ACMACE
2007
ACM
15 years 11 months ago
Tangible comics: a performance space with full-body interaction
Tangible Comics is a computer vision based full-body interactive storytelling environment that also functions as a comics generator. Prevailing applications of full-body computer ...
Özge Samanci, Yanfeng Chen, Ali Mazalek
AINA
2007
IEEE
15 years 10 months ago
Using Argumentative Agents to Manage Communities of Web Services
This paper presents a framework for specifying Web services communities. A Web service is an accessible application that humans, software agents, and other applications in general ...
Jamal Bentahar, Zakaria Maamar, Djamal Benslimane,...
APNOMS
2007
Springer
15 years 10 months ago
End-to-End Flow Monitoring with IPFIX
End-to-End (E2E) flow monitoring is useful for observing performance of networks such as throughput, loss rate, and jitter. Typically, E2E flow monitoring is carried out at end hos...
Byungjoon Lee, Hyeongu Son, Seunghyun Yoon, Youngs...
ARC
2007
Springer
150views Hardware» more  ARC 2007»
15 years 10 months ago
MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture
The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer high instruction-level parallelism (ILP)...
Kehuai Wu, Andreas Kanstein, Jan Madsen, Mladen Be...
« Prev « First page 1879 / 2348 Last » Next »