4000 search results - page 482 / 800 » Simulation down under |
167
click to vote
ICCD
2006
IEEE
16 years 3 months ago
2006
IEEE
—Network-on-Chip (NoC) has been proposed as an attractive alternative to traditional dedicated wires to achieve high performance and modularity. Power efficiency is one of the mo...
145
click to vote
ICCD
2004
IEEE
16 years 3 months ago
2004
IEEE
Although several analytical models have been proposed in the literature for different interconnection networks with deterministic routing, very few of them have considered the eff...
156
Voted
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
Process variations cause different behavior of timingdependent effects across different chips. In this work, we analyze one example of timing-dependent effects, crosscoupling ...
165
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
— Negative Bias Temperature Instability (NBTI) in PMOS transistors has become a significant reliability concern in present day digital circuit design. With continued scaling, th...
173
click to vote
ICCAD
2003
IEEE
16 years 3 months ago
2003
IEEE
The Y-architecture for on-chip interconnect is based on pervasive use of 0-, 120-, and 240-degree oriented semi-global and global wiring. Its use of three uniform directions explo...