4747 search results - page 836 / 950 » Shuffle Memory System |
157
click to vote
IPPS
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper introduces semi-user-level communication architecture, a new high-performance light-weighted communication architecture for inter-node communication of clusters. Differ...
168
click to vote
ISCA
2002
IEEE
15 years 11 months ago
2002
IEEE
One architectural method for increasing processor performance involves increasing the frequency by implementing deeper pipelines. This paper will explore the relationship between ...
177
click to vote
ISORC
2002
IEEE
15 years 11 months ago
2002
IEEE
Preemption threshold scheduling (PTS) provides prominent benefits for fixed priority scheduling such as increased schedulability, reduced context switches, and decreased memory re...
149
click to vote
DCOSS
2010
Springer
15 years 11 months ago
2010
Springer
Abstract. Current programming interfaces for sensor networks often target experienced developers and lack important features. Tables is a spreadsheet inspired programming environme...
190
click to vote
MM
2009
ACM
15 years 11 months ago
2009
ACM
The explosive growth of multimedia data poses serious challenges to data storage, management and search. Efficient near-duplicate detection is one of the required technologies for...