Sciweavers

4747 search results - page 700 / 950
» Shuffle Memory System
Sort
View
ISLPED
2003
ACM
115views Hardware» more  ISLPED 2003»
15 years 12 months ago
Reducing energy and delay using efficient victim caches
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...
Gokhan Memik, Glenn Reinman, William H. Mangione-S...
MM
2003
ACM
161views Multimedia» more  MM 2003»
15 years 12 months ago
Integrated power management for video streaming to mobile handheld devices
Optimizing user experience for streaming video applications on handheld devices is a significant research challenge. In this paper, we propose an integrated power management appr...
Shivajit Mohapatra, Radu Cornea, Nikil D. Dutt, Al...
HPCA
2000
IEEE
15 years 11 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
DATE
2006
IEEE
114views Hardware» more  DATE 2006»
15 years 10 months ago
Compositional, efficient caches for a chip multi-processor
In current multi-media systems major parts of the functionality consist of software tasks executed on a set of concurrently operating processors. Those tasks interfere with each o...
Anca Mariana Molnos, Marc J. M. Heijligers, Sorin ...
AAAI
1994
15 years 8 months ago
Parsing Embedded Clauses with Distributed Neural Networks
A distributed neural network model called SPEC for processing sentences with recursive relative clauses is described. The model is based on separating the tasks of segmenting the ...
Risto Miikkulainen, Dennis Bijwaard