Sciweavers

4747 search results - page 699 / 950
» Shuffle Memory System
Sort
View
200
Voted
CGO
2005
IEEE
16 years 8 days ago
Maintaining Consistency and Bounding Capacity of Software Code Caches
Software code caches are becoming ubiquitous, in dynamic optimizers, runtime tool platforms, dynamic translators, fast simulators and emulators, and dynamic compilers. Caching fre...
Derek Bruening, Saman P. Amarasinghe
CODES
2005
IEEE
16 years 8 days ago
Aggregating processor free time for energy reduction
Even after carefully tuning the memory characteristics to the application properties and the processor speed, during the execution of real applications there are times when the pr...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
16 years 8 days ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
SOUPS
2005
ACM
16 years 6 days ago
Authentication using graphical passwords: effects of tolerance and image choice
Graphical passwords are an alternative to alphanumeric passwords in which users click on images to authenticate themselves rather than type alphanumeric strings. We have developed...
Susan Wiedenbeck, Jim Waters, Jean-Camille Birget,...
ICS
2005
Tsinghua U.
16 years 5 days ago
Towards automatic translation of OpenMP to MPI
We present compiler techniques for translating OpenMP shared-memory parallel applications into MPI messagepassing programs for execution on distributed memory systems. This transl...
Ayon Basumallik, Rudolf Eigenmann