Sciweavers

4747 search results - page 403 / 950
» Shuffle Memory System
Sort
View
HICSS
1999
IEEE
87views Biometrics» more  HICSS 1999»
15 years 11 months ago
Interfacing the MoM-PDA to an Internet-based Development System
The paper introduces an internet-based remote prototyping platform for accelerator applications. It gives an overview on the Xputer prototype Map-oriented Machine with Parallel Da...
Michael Herz, Thomas Hoffmann, Ulrich Nageldinger,...
IPPS
1999
IEEE
15 years 11 months ago
Parallel Matrix Multiplication on a Linear Array with a Reconfigurable Pipelined Bus System
The known fast sequential algorithms for multiplying two N N matrices (over an arbitrary ring) have time complexity ON , where 2 3. The current best value of is less than 2.3755....
Keqin Li, Victor Y. Pan
EUROPAR
1999
Springer
15 years 11 months ago
On Disk Allocation of Intermediate Query Results in Parallel Database Systems
For complex queries in parallel database systems, substantial amounts of data must be redistributed between operators executed on different processing nodes. Frequently, such inter...
Holger Märtens
ASPDAC
1998
ACM
49views Hardware» more  ASPDAC 1998»
15 years 11 months ago
Unrolling Loops With Indeterminate Loop Counts in System Level Pipelines
This paper describes the unrolling of loops with indeterminate loop counts in system level pipelines. Two methods are discussed in this paper. The first method is the varied latenc...
Hui Guo, Sri Parameswaran
ICCAD
1997
IEEE
86views Hardware» more  ICCAD 1997»
15 years 11 months ago
Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems
- Task preemption is a critical enabling mechanism in multi-task VLSI systems. On preemption, data in the register les must be preserved in order for the task to be resumed. This e...
Kyosun Kim, Ramesh Karri, Miodrag Potkonjak