Sciweavers

4312 search results - page 427 / 863
» Semi-User-Level Communication Architecture
Sort
View
FPGA
1995
ACM
118views FPGA» more  FPGA 1995»
15 years 10 months ago
An SBus Monitor Board
During the development of computer peripherals which interface to the processor via the system bus it is often necessary to acquire the signals on the bus at the hardware level. I...
H. A. Xie, Kevin E. Forward, K. M. Adams, D. Leask
CNSR
2010
IEEE
164views Communications» more  CNSR 2010»
15 years 10 months ago
Buffered Crossbar Fabrics Based on Networks on Chip
— Buffered crossbar (CICQ) switches have shown a high potential in scaling Internet routers capacity. However, they require expensive on-chip buffers whose cost grows quadratical...
Lotfi Mhamdi, Kees Goossens, Iria Varela Senin
ANCS
2008
ACM
15 years 9 months ago
A remotely accessible network processor-based router for network experimentation
Over the last decade, programmable Network Processors (NPs) have become widely used in Internet routers and other network components. NPs enable rapid development of complex packe...
Charlie Wiseman, Jonathan S. Turner, Michela Becch...
EUROPAR
2008
Springer
15 years 8 months ago
MPC: A Unified Parallel Runtime for Clusters of NUMA Machines
Over the last decade, Message Passing Interface (MPI) has become a very successful parallel programming environment for distributed memory architectures such as clusters. However, ...
Marc Pérache, Hervé Jourdren, Raymon...
CAINE
2004
15 years 8 months ago
A PID Controller for Real-Time DC Motor Speed Control using the C505C Microcontroller
This paper presents a real-time DC Motor speed controller design using a microcontroller-based network system. The design architecture was developed using two Phytec evaluation bo...
Sukumar Kamalasadan, Abhiman Hande