4312 search results - page 196 / 863 » Semi-User-Level Communication Architecture |
166
click to vote
ICRA
2002
IEEE
15 years 11 months ago
2002
IEEE
In this paper, we propose a tactile sensing element that communicates through two dimensional conductive skin layers without individual wires. Each tactile element has sensors and...
178
click to vote
HPCA
2009
IEEE
16 years 7 months ago
2009
IEEE
Cache hierarchies in future many-core processors are expected to grow in size and contribute a large fraction of overall processor power and performance. In this paper, we postula...
232
click to vote
HPCA
2003
IEEE
16 years 6 months ago
2003
IEEE
As the level of chip integration continues to advance at a fast pace, the desire for efficient interconnects-whether on-chip or off-chip--is rapidly increasing. Traditional interc...
170
click to vote
HPCA
2002
IEEE
16 years 6 months ago
2002
IEEE
Thread-Level Speculation (TLS) allows us to automatically parallelize general-purpose programs by supporting parallel execution of threads that might not actually be independent. ...
148
click to vote
CLUSTER
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—In this paper we focus on optimizing the performance in a cluster of Simultaneous Multithreading (SMT) processors connected with a commodity interconnect (e.g. Gbit Ethe...