5358 search results - page 770 / 1072 » Script-based Presentation of Simulation Results |
153
click to vote
CODES
2006
IEEE
16 years 21 days ago
2006
IEEE
Embedded system synthesis, multiprocessor synthesis, and thread assignment policy design all require detailed knowledge of the runtime communication patterns among different threa...
157
click to vote
DATE
2006
IEEE
16 years 21 days ago
2006
IEEE
This paper focuses on statistical interconnect timing analysis in a parameterized block-based statistical static timing analysis tool. In particular, a new framework for performin...
202
click to vote
DATE
2006
IEEE
16 years 21 days ago
2006
IEEE
Functional validation is a major bottleneck in pipelined processor design. Simulation using functional test vectors is the most widely used form of processor validation. While exi...
154
click to vote
DSD
2006
IEEE
16 years 21 days ago
2006
IEEE
System Level Design (SLD) is widely seen as a solution for bridging the gap between chip complexity and design productivity of Systems on Chip (SoC). SLD relieves the designer fro...
146
click to vote
DSD
2006
IEEE
16 years 21 days ago
2006
IEEE
We propose a power model for the Nostrum NoC. For this purpose an empirical power model of links and switches has been formulated and validated with the Synopsys Power Compiler. T...