Sciweavers

1758 search results - page 324 / 352
» Schedule processes, not VCPUs
Sort
View
CEC
2008
IEEE
16 years 1 months ago
High-level synthesis with multi-objective genetic algorithm: A comparative encoding analysis
— The high-level synthesis process involves three interdependent and NP-complete optimization problems: (i) the operation scheduling, (ii) the resource allocation, and (iii) the ...
Christian Pilato, Daniele Loiacono, Fabrizio Ferra...
DATE
2008
IEEE
110views Hardware» more  DATE 2008»
16 years 1 months ago
Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set
One of the upcoming challenges in embedded processing is to incorporate an increasing amount of adaptivity in order to respond to the multifarious constraints induced by today’s...
Lars Bauer, Muhammad Shafique, Stephanie Kreutz, J...
ICPR
2008
IEEE
16 years 1 months ago
Markerless human motion capture: An application of simulated annealing and Fast Marching Method
Research into optical markerless human motion capture has attracted significant attention. However, the complexity of the human anatomy, ambiguities introduced by lacking full-pe...
Yifan Lu
ISCAS
2008
IEEE
85views Hardware» more  ISCAS 2008»
16 years 1 months ago
Frame-parallel design strategy for high definition B-frame H.264/AVC encoder
High Definition (HD) H.264/AVC video compression is the emerging necessity on nowadays home entertainment environment and so on. However, Although B-frame coding scheme provides ...
Yi-Hau Chen, Tzu-Der Chuang, Yu-Han Chen, Chen-Han...
ISQED
2008
IEEE
186views Hardware» more  ISQED 2008»
16 years 1 months ago
Reliability-Aware Optimization for DVS-Enabled Real-Time Embedded Systems
—Power and energy consumption has emerged as the premier and most constraining aspect in modern computational systems. Dynamic Voltage Scheduling (DVS) has been provably one of t...
Foad Dabiri, Navid Amini, Mahsan Rofouei, Majid Sa...